DFT 2021 | 34th IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnolog

Time 2021-05-18 13:15:25

Web Name: DFT 2021 | 34th IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnolog

WebSite: http://www.dfts.org

ID:177424

Keywords:

International,IEEE,on,DFT2021InternationalSymposiumonDefectandFaultToleranceinVL

Description:

DFT is an annual Symposium providing an open forum for presentations in the field of defect and fault tolerance in VLSI and nanotechnology systems inclusive of emerging technologies. One of the unique features of this symposium is to combine new academic research with state-of-the-art industrial data, necessary ingredients for significant advances in this field. All aspects of design, manufacturing, test, reliability, and availability that are affected by defects during manufacturing and by faults during system operation are of interest. DFT is an annual Symposium providing an open forum for presentations in the field of defect and fault tolerance in VLSI and nanotechnology systems inclusive of emerging technologies. One of the unique features of this symposium is to combine new academic research with state-of-the-art industrial data, necessary ingredients for significant advances in this field. All aspects of design, manufacturing, test, reliability, and availability that are affected by defects during manufacturing and by faults during system operation ar e of interest. Topics include (but are not limited to) the following: Defect/fault analysis and models; statistical yield modeling; diagnosis; critical area and other metrics. Built-in self-test; delay fault modeling and diagnosis; testing for analog and mixed circuits; online testing; signal and clock integrity. Design For Testability in IC Design FPGA, SoC, NoC, ASIC, low power design and microprocessors. Error Detection, Correction, and Recovery Self-testing and self-checking solutions; error-control coding; fault masking and avoidance; recovery schemes, space/time redundancy; hw/sw techniques; architectural and system-level techniques. Repair, Restructuring and Reconfiguration Repairable logic; reconfigurable circuit design; DFT for on-line operation; self-healing; reliable FPGA-based systems. SEEs on nanotechnologies; modeling of radiation environments; radiation experiments; radiation hardening techniques. Reliable circuit/system synthesis; fault tolerant processes and design; design space exploration for dependable systems, transient/soft faults. Aging characterization and modeling; design and run-time reliability, thermal, and variability management and recovery. Dependable Applications and Case Studies Methodologies and case studies for IoTs, automotive, railway, avionics and space, autonomous systems, industrial control, etc. Techniques for 2.5D/3D ICs, quantum computing architecttures, memristors, spintronics, microfluidics, etc. Fault attacks, fault tolerance-based countermeasures, scan-based attacks and countermeasures, hardware trojans, security vs. reliability trade-offs, interaction between VLSI test, trust, and reliability. DFT 21 seeks proposals for Special Sessions. The special sessions should aim at providing a complementary experience with respect to the regular sessions by focusing on hot and emerging topics of interest to the DFT community, as well as on multi-disciplinary topics, that are expected to have a significant impact on DFT activities in the future (e.g. reliability aspects in Approximate Computing, Quantum Computing, use of COTS Electronics for Space applications). A special session could consist of a set of individual presentations or a panel, possibly with experts from the industry. Upon acceptance, special session presenters can prepare either a single paper for the entire session or one paper per presenter to be included in the formal proceedings. For this reason, papers (presenting original and unpublished contributions and that may be 4 pages or 6 pages long) for special session will go through review process. For the single-session papers, it will be possible to purchase 2 extra pages at an additional cost. Accepted papers will appear in the formal proceedings of DFT 2021 symposium. Proceedings will be published by the IEEE Computer Society and will appear in the Digital Library Submission Process: Submitted proposals should include: a title of the special session a maximum 250-word abstract outlining the session's scope, topics and relevance for DFT symposium name, contact information and short biography of the organizer(s) format of the session: (1) panel or set of individual presentations, and (2) single paper per session or one paper per presenter list of three/four contributed presentations (including titles, presenter names, contact information of the corresponding presenter, and an abstract of each contribution). For panel proposals, list three to five panelists and their area of expertise. Proposal submissions should be presented in a single PDF to be sent via e-mail to the Special Session Chair: Alberto Bosio - alberto.bosio@ec-lyon.fr email subject: DFT’21 Special Session Proposal The deadline for the submission of papers has been extended to May 28th, 2021. Please keep in mind that the abstract has still to be submitted by May 14th, 2021.

TAGS:International IEEE on DFT2021InternationalSymposiumonDefectandFaultToleranceinVL

<<< Thank you for your visit >>>

DFT 2021

Hot Websites